



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/683,636	10/10/2003	Nadeem N. Eleyan	004-30059	1191
22120	7590	03/08/2005	EXAMINER	
ZAGORIN O'BRIEN GRAHAM LLP 7600B N. CAPITAL OF TEXAS HWY. SUITE 350 AUSTIN, TX 78731				LE, THONG QUOC
ART UNIT		PAPER NUMBER		
		2827		

DATE MAILED: 03/08/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary	Application No.	Applicant(s)	
	10/683,636	ELEYAN ET AL.	
	Examiner Thong Q. Le	Art Unit 2827	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) Responsive to communication(s) filed on _____.
- 2a) This action is **FINAL**. 2b) This action is non-final.
- 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) Claim(s) 1042 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) Claim(s) _____ is/are allowed.
- 6) Claim(s) 1-10 and 12-42 is/are rejected.
- 7) Claim(s) 11 and 14 is/are objected to.
- 8) Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) The specification is objected to by the Examiner.
- 10) The drawing(s) filed on _____ is/are: a) accepted or b) objected to by the Examiner.
 Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
 Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
 - a) All b) Some * c) None of:
 1. Certified copies of the priority documents have been received.
 2. Certified copies of the priority documents have been received in Application No. _____.
 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|---|--|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____. |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| 3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date <u>0105</u> . | 6) <input type="checkbox"/> Other: _____. |

Art Unit: 2827

DETAILED ACTION

1. Amendment filed on January 10, 2005 has been entered.
2. Claims 1-42 are presented for examination.

Specification

3. In page 1, section (c.), applicant is asked to fill in serial number.

Response to Arguments

4. Applicant's arguments with respect to claims 1-42 have been considered but are moot in view of the new ground(s) of rejection.

Claim Rejections - 35 USC § 102

5. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in a patent granted on an application for patent by another filed in the United States before the invention thereof by the applicant for patent, or on an international application by another who has fulfilled the requirements of paragraphs (1), (2), and (4) of section 371(c) of this title before the invention thereof by the applicant for patent.

The changes made to 35 U.S.C. 102(e) by the American Inventors Protection Act of 1999 (AIPA) and the Intellectual Property and High Technology Technical Amendments Act of 2002 do not apply when the reference is a U.S. patent resulting directly or indirectly from an international application filed before November 29, 2000. Therefore, the prior art date of the reference is determined under 35 U.S.C. 102(e) prior to the amendment by the AIPA (pre-AIPA 35 U.S.C. 102(e)).

Art Unit: 2827

6. Claims 1-10,12-13,15-42 are rejected under 35 U.S.C. 102(e) as being anticipated by Hush et al. (Pub. U.S. 2004/0223393) .

Regarding claims 1-7, Hush et al. disclose a test block (Figure 1) for a memory circuit, wherein the test block is configured to characterize in situ a sensing offset (ABSTRACT) of a sensing circuit (Column 4, claim 7) including a cross-coupled pair of transistors (150), and wherein the test block selectively introduces discharge paths into respective halves of a differential circuit sensed by the sensing circuit [0004], and wherein the discharge paths are selectively introduced to characterize a direction of the sensing offset (Claim 7), and wherein the discharge paths are selectively introduced to characterize a magnitude of the sensing offset (Claim 7), and wherein the sensing offset results, at least in part, from an accumulated data-dependent mismatch in characteristics of the cross-coupled transistors [0002-0006], and wherein the sensing offset results, at least in part, from a disparate, negative bias temperature instability induced shift in threshold voltage (Vt) of at least one of the cross-coupled transistors based on disparate voltage bias histories thereof (ABSTRACT, [0020]), and wherein the sensing offset results, at least in part, from process variations in either the transistors or differential pair circuits to which the transistors are coupled [0020].

Regarding claims 8-10,12-13,15-25, 41-42, Hush et al. disclose an integrated circuit (Figure 1) comprising:

- a first and a second plurality of control signal (Figure 5 502);
- a first and a second plurality of ports (Figure 5, 522); and

at least a first and a second discharge path [0004] coupled to at least one of the respective first and second plurality of ports, the effective strengths of the first and second discharge paths determined by respective ones of the first and second plurality of control signals (Figure 1), and wherein the first and the second discharge paths are selectively loaded to vary the strengths of the first and the second discharge paths [0004], and wherein the first and the second discharge paths are selectively enabled, the first and the second discharge paths selected from respective ones of a first and a second plurality of discharge paths of varying strengths [0004-0005], and wherein the first and the second plurality of control signals selectively couple at least a first and a second resistive load (110,120) to the respective ones of the first and the second plurality of ports, and wherein the first and the second plurality of control signals selectively enable at least one of a first plurality of transistors (132,134) and at least one of a second plurality of transistors coupled to respective ones of the first and the second plurality of ports, and a first and second opposing bitline selectively coupled to the first and second discharge paths (Claims 2-3), a control block for generating the first and second of control signals based at least in part on detection of a sensing offset of a sensing circuit including a cross-coupled pair transistors [0023-0025], and wherein the transistors are PMOS devices, and wherein the characteristic is threshold voltage [Figure 1, [0020]], wherein the sensing offset involves a monotonic increase in vt based on disparate voltage bias histories of the PMOS devices [0020], and the sensing circuit including the cross-coupled pair of transistors (Figure1, 150), and the differential circuit [0050], and embodied in computer descriptive form suitable for use in design, test or

Art Unit: 2827

fabrication of an integrated circuit (Figure 5), and embodied in a cache of a process integrated circuit (Figure 5).

Regarding claims 26-40, the apparatus discussed above would perform the method in claims 26-40.

Allowable Subject Matter

7. Claims 11,14 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Claims 11,14 include allowable subject matter since the prior art made of record and considered pertinent to the applicant's disclosure does not teach or suggest the claimed limitations. Hush et al. (Pub. U.S. Patent No. 2004/0223393), and others, does not teach the claimed invention having the capacitive loads, and inverters.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Thong Q. Le whose telephone number is 571-272-1783. The examiner can normally be reached on 8:00am-5:00pm M-F.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Hoai V. Ho can be reached on 571-272-1777. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Art Unit: 2827

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Thong Q. Le
Thong Q. Le
Primary Examiner
Art Unit 2827

THONG LE
PRIMARY EXAMINER